Title, Reti logiche. Authors, M. Morris Mano, Charles R. Kime. Publisher, Pearson Edication Italia, ISBN, , Length, Page 1. RETI LOGICHE. Sito del corso: · Page 2. 2. Design of Integrated Digital Systems. System Level. Register Transfer Level. Suppose that input variable changes are spaced such that the effects of a change in one variable is permitted to propagate throughout the circuit before another.
|Published (Last):||20 June 2006|
|PDF File Size:||19.93 Mb|
|ePub File Size:||7.30 Mb|
|Price:||Free* [*Free Regsitration Required]|
The lectures are organized as follows: Classification of logic circuits. Conversion among numerical systems. Computer science and electronic engineering. Functionally complete sets of logic operators. Kime, Reti Logiche 4a ed.
Morris Mano, Kime Charles – Reti Logiche
The exam consists of a written assignment, max. Binary adder and subtractor.
Exercises on memory address decoding. ROMs and their architecture. Hints on asynchronous logic circuits and static hazards.
Brambilla, Introduzione ai circuiti integrati digitali, Zanichelli-Telettra. Binary and alphanumerical codes. Mealy and Moore classification. Prerequisites To undergo the final exam of the class you do not need formal pre-requirements. Exercises on synchronous sequential circuits.
Synthesis of combinational logic circuits with PLA. Exclusive Man and parity. Most of the kine classes will be concluded with a team-classwork: Digital electronics 3 CFU, about 21 hours – Circuits for the elaboration of digital logicye Hints at a hardware description language VHDL.
The weigths are calculated as follows: Getting acquainted with laboratory instrumentation: Unit 1 e 3: Therefore the final score is calculated as follows: Stroustrup, Linguaggio, libreria standard, principi di programmazione, Pearson Italia.
Static and dynamic power consumption.
Zappa, Elettronica Digitale, Esculapio, Nicolic, Circuiti integrati digitali – L’ottica del progettista, 2a ed. Models for the study of digital systems. In addition to Units 1 and 2, Unit 3: Exercises on combinational logic circuits. Students attending the laboratory should have taken the course on safety in working places.
The total mark of the 12 CFU exam is calculated as the weighted average of the marks of the written assignment and that of the oral exam. Classic design methodology of combinational circuits.
Università degli Studi di Perugia
Elementary modules for sequential elaboration: Introduction to the use of electronic devices and of the microcontroller 2 lab CFU, about 24 hours. Sono presenti servizi di terze parti Facebook, Twitter e Google che potrebbero utilizzare cookie di profilazione. During each lecture the students are distributed over 10 lab benches equipped with personal computers and laboratory instrumentation.
Examples of programmable logic circuits: Synchronous circuits with synchronous and asynchronous inputs. Laboratory exercises on microcontroller-based digital electronics. Two-level simplification through Karnaugh maps, cost minimization through algebraic manipulation of expressions multi-level circuits.
Il Portale utilizza cookie tecnici per migliorare l’esperienza di navigazione. Approximate equations for the maon current. Analysis and synthesis of sequential circuits. Skip to main content. Lecture Notes by Andrea Scorzoni see Unistudium, with password. Interfacing between different digital families. Learning verification modality 9 CFU class.
Introduction to the use of the microcontroller. Schilling, Elettronica integrata digitale, Gruppo Editoriale Jackson. The final score can only be registered provided the lab exam is passed. Teaching methods The lectures are organized as follows: Limits of kano classic design methodology for combinational circuits: